Tutorials to .com

Tutorials to .com » Mechine » Eda-pld » EDA/PLD

EDA/PLD Articles


41: FPGA-based modules to eliminate the button bouncing Research and Application
Button in the design of digital circuits are often used. The bouncing button is the design of digital systems that exist in the objective problems. Button is mechanical contact, when the contact point will be closed off or have a jitter. To enable t...

42: FPGA-based digital switching system design and implementation of
PBX functionality is too strong professional, as well as the expensive prices, small is not the ideal choice for networking; At the same time, traditional analog PBX exchange there is a distortion, and less flexible, as well as the size increases wi...

43: Based on a variety of FPGA Design and Implementation of Frequency Division
0 Introduction FPGA design divider is a very high frequency of use of one of the basic unit. Although most of the design is also widely used in integrated phase-locked loop (such as altera the PLL, Xilinx's DLL) for clock frequency, frequency a...

44: Based on OrCAD / Pspice 9 platform for electronic circuit design
1 Introduction OrCAD / Pspice 9 software is U.S. EDA company high visibility OrCAD and PSpice software development company Microsim strong year in 1998 after the launch of the joint of the latest version of Pspice. He told the international EWB are...

45: DSPBuilder the FIR filter based on the design and implementation of
Introduction In the information signal processing process, such as signal filtering, detection, prediction and so on, have to use filters, digital filter is a digital signal processing (DSP, DigitalSignalProcessing) in one of the most widely used d...

46: CPLD logger in the underwater shock wave application
1. INTRODUCTION With the large-scale integrated circuits and the rapid development of single-chip, complex programmable logic device (CPLD) with the use of flexible, high reliability and powerful advantages, in the design of electronic products has...

47: FPGA-based digital baseband IJF coding to achieve
80 In the early 20th century, the University of Ottawa, Canada Professor Feher (K. Feher) research group led by the invention of IJF-OQPSK modulation technique. IJF-OQPSK Chinese name is called no inter-symbol interference and jitter - Staggered Qua...

48: FPGA-based digital baseband IJF coding to achieve
80 In the early 20th century, the University of Ottawa, Canada Professor Feher (K. Feher) research group led by the invention of IJF-OQPSK modulation technique. IJF-OQPSK Chinese name is called no inter-symbol interference and jitter - Staggered Qua...

49: EDA-based control system for traffic lights
Introduction EDA technology is the design of electronic products for more advanced technology, designers can replace the design of electronic systems to complete most of the work, but also directly from the process to amend the error and the system...

50: ADl871A / D converter in the data acquisition system
1 Introduction Development of science and technology system for data acquisition sampling rate, resolution, accuracy, interface, such as anti-interference ability and ever-increasing demands made. ADl871 is currently on the market dynamic range, sa...

51: ASIC + FPGA based on the IPv6 router interface design PoS
IP over SDH (PoS) technology is provided through high-speed SDH transmission channel IP packet directly, it is located in data transmission backbone network, the use of point-to-point protocol PPP to IP packet is mapped to the SDH frame, press the c...

52: A given sequence of binary non-linear shift register synthesis and produce
1 Introduction Pseudo-random sequence with good randomness in pseudo-code location, navigation, remote control and telemetry, spread spectrum communications, multiple access communications, separation of multi-path, data complications, signal synch...

53: Simplify the use of customized measurement expressions PSpice simulation of the worst cases
IC design during the simulation of the worst cases that can help designers, as well as PNP and NPN transistor base resistance and the characteristics of polysilicon resistors change. Only these four devices have on the simulated conditions of more t...

54: 1553B with FPGA bus interface to achieve the Cayman codec code
Introduction Manchester coding, the decoder 1553B bus interface is an important and indispensable component. Manchester codec design a direct impact on the performance of bus interface. This article describes the MIL-STD-1553B interface code in the...

55: VHDL based on the I2C bus to control the nuclear design
Introduction I2C Bus is a two-way, two-line, serial, multi-master (multi-master) interface standard, has a bus arbitration mechanism is very suitable for short distance between devices, non-recurrent data communications. Two lines as a result of th...

56: RISC-based technology, 8-bit microcontroller design
Introduction   With the continuous development of microelectronics technology, VLSI technology integration and has improved continuously, the entire use of electronic systems integration in a chip (SoC), has become a modern electronic system ...

57: Based on the EMP 7128 Digital Phase Measurement
1 Device Profile EMP 7128SLC84-15 is MAX7000S Series Altera's CPLD, using CMOS technology, and the second generation is based on matrix structure, in fact, based on E2PROM device. EMP 7128SLC84-15 has 84 pins, of which 5 for the ISP (In System ...

58: CPLD in the long-range multi-channel Data Acquisition System
CPLD (Complex Programmable Logic Device  complex programmable logic device) is in the traditional PAL, GAL developed on the basis of. At present, CPLD has been in the communications, DSP and the computer system has a very wide range of applicatio...

59: ARINC429 bus transceiver chip of the Principle and Application of DEI1016
1 Overview At present, ARINC429 transceiver mainly Device Engineering Corporation DEI1016 and to support the use of BD429. DEI1016 which provide aviation serial data standards and 16bit wide data bus interface. The interface circuit includes a sing...

60: Stratix II FPGA: the successful development and launch of the 90nm case studies
When the next generation of FPGA for Altera to develop 90nm technology, this technology is in wide-ranging debate among the industry, it reflects the new sub-micron process of the bumpy road. Point conversion to 90nm is not necessarily very well, ye...


Page 3 of 8
[1]   [2]   [3]   [4]   [5]   [6]   [7]   [8]